



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/749,752	12/30/2003	Matthew Mattina	42P17893	9070
8791	7590 09/07/2006	•	EXAM	INER
	SOKOLOFF TAYLO	WALTER, CRAIG E		
12400 WILSHIRE BOULEVARD SEVENTH FLOOR LOS ANGELES, CA 90025-1030			ART UNIT	PAPER NUMBER
			2188	

DATE MAILED: 09/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Summan	10/749,752	MATTINA ET AL.				
Office Action Summary	Examiner	Art Unit				
	Craig E. Walter	2188				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 23 M	ay 2006.					
2a)⊠ This action is FINAL . 2b)☐ This	a)⊠ This action is FINAL . 2b)□ This action is non-final.					
3) Since this application is in condition for allowar	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-13</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-13</u> is/are rejected.						
7) Claim(s)is/are objected to.	·					
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the prior	3. Copies of the certified copies of the priority documents have been received in this National Stage					
application from the International Bureau	application from the International Bureau (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list of the certified copies not received.						
: :						
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)				
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	ate				
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal P 6) Other:	atent Application (PTO-152)				
U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05) Office Ac	tion Summary Pa	rt of Paper No./Mail Date 20060816				

Art Unit: 2188

DETAILED ACTION

Status of Claims

1. Claims 1-13 are pending in the Application.

Claim 1 has been amended.

Claims 1-13 are rejected.

Response to Amendment

2. Applicant's amendments and arguments filed on 23 May 2006 in response to the office action mailed on 23 January 2006 has been fully considered, but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-6, and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bordaz et al. (US Patent 6,195,728 B1), and in further view of Alpert et al. (US Patent 5,559,986), hereinafter Alpert.

As for claim 1, Bordaz teaches a system for maintaining cache coherency in a CMP comprising:

Art Unit: 2188

one or more processor cores (Fig. 1, elements 11-14, 31-34, 51-54 and 71-74 depict a plurality of processor cores);

a shared cache (Fig. 1, memory (element 5) is shared among at least two processors));

and a ring, wherein the ring to connect the one or more processors and the shared cache (Fig. 1, element 16 – the ring is used for communication between each module (elements 10, 20, etc) which each contain a plurality of processors;

Despite these teachings, Bordaz fails to specifically teach his shared cache as being stored on-chip as recited in amended claim 1.

Alpert however teaches an interleaved cache for multiple accesses per clock cycle in a microprocessor in which an interleaved cache is used for multiple accesses per clock in a microprocessor. Alpert further describes the cache as being on-chip (col. 1, lines 50-59).

It would have been obvious to one of ordinary skill in the art at the time of the invention for Bordaz to further include Alpert's interleaved caching system into his own system for detecting hot points in a NUMA machine. By doing so, Bordaz could benefit by exploiting the advantages of on-chip cache, including improving the speed of operation of his system as taught by Alpert in col. 1, lines 50-59.

As for claim 2, Bordaz teaches the system of claim 1 wherein the one or more processor cores each include a private cache (each processor contains its

Art Unit: 2188

own private cache as depicted in Fig. 1 (element 11 is the private cache for processor 1 for example)).

As for claim 3, Bordaz teaches the system of claim 1 wherein shared cache includes one or more cache banks (inherently all cache memory must be arranged in a configuration of at least one bank. Additionally, Bordaz indicates that each shared cache contains a remote access cache (RC – element 15), which is a separate memory bank within the shared cache (element 5)).

As for claim 4, Bordaz teaches wherein the one or more cache banks is responsible for a subset of a physical address space of the system (col. 4, lines 28-46 – the RC (element 15) makes up a portion of the total physical memory of memory element 5).

As for claims 5 and 6, Bordaz teaches the system of claim 1 wherein the one or more processor cores are write-thru, which write data through to the shared cache (col. 7, lines 56-65 – Bordaz discusses a write through cache mechanism which writes to reserved zones in the shared cache (i.e. element 25)).

As for claim 10, Bordaz teaches the system of claim 1 wherein the one or more processor cores accesses data from the shared cache (col. 4, lines 47-53 – each processor accesses data blocks in the shared memories).

4. Claims 7-9 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Bordaz (US Patent 6,195,728 B1) and Alpert (US Patent 5,559,986) as applied to claim 1 above, and in further view of Fletcher (US Patent 4,445,174).

Art Unit: 2188

As for claims 7 through 9, though Bordaz teaches the system of claim 1, wherein the one or more processor cores include a buffer, he fails to teach the buffer as functioning merge buffer capable of purging stored data to a shared cache.

Fletcher however teaches a multiprocessor system including a shared cache which a processor's private cache (Fig. 1, element 8) continuously stores data (permitting the merging of data (i.e. line by line) into the private memory from the main memory until an eviction is requested) —col. 1, line 62-68, and then moves the lines directly from a private cache to the shared cache, while circumventing the system's main memory (col. 2, lines 56-64).

As for claim 11, Fletcher further discloses the private cache, which is used to merge data from the memory line by line, as coalescing multiple lines to a same block of the shared cache – col. 3, line 17-25 – copies of the same shared memory block may exist simultaneously in each private cache. In other words, data stored in a processor's private cache can exist as one memory block of the shared memory.

It would have been obvious to one of ordinary skill in the art at the time of the invention for Bordaz to further include Fletcher's multiprocessor system including a shared cache to his own system. By doing so, Bordaz would benefit by improving system performance by having a means of automatically detecting lines of information moved to the shared cache, hence eliminating "pingponging" of lines between requesting processors as taught by Fletcher in col. 2, lines 49-65.

Art Unit: 2188

5. Claims 12-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Bordaz (US Patent 6,195,728 B1) and Alpert (US Patent 5,559,986) as applied to claim 1 above, and in further view of Koenen (US PG Publication 2004/0019891 A1).

As for claims 12 and 13, though Bordaz teaches connecting his each processor module via a ring configuration as claimed by Applicant in claim 1, he fails to specifically teach the ring configuration as recited by Applicant in claims 12-13 of the pending Application.

Kgenen however teaches an apparatus for optimizing performance in a multi-processing system, which includes connecting a plurality of module nodes via a synchronous, unbuffered, bi-directional ring with a fixed deterministic latency as recited by Applicant in claim 12-13. Referring to Fig. 1, a plurality of processing nodes (elements 12, 14 and 16) are connected for bi-directional communication (elements 12J, 14J and 16J) with the interconnect fabric (element 18). Note Koenen describes the fabric as including a ring structure in paragraph 0019, lines 9-12. The ring functions without the aid of a buffering system (i.e. unbuffered), and supports synchronous connections with a minimum static latency around the ring (paragraph 0026, lines 7-12 - the minimum latency is static). Furthermore, paragraph 0023 (and subsequently Table 1), describe preset latencies between each node depending on the number of nodes included in the system. With this table, the overall latency of the entire ring interconnect is known (likewise; fixed), which allows the system to synchronize communication between nodes.:

Art Unit: 2188

It would have been obvious to one of ordinary skill in the art at the time of the invention, for Bordaz to implement Koenen's apparatus for optimizing performance in a multi-processing system. By doing so, Bordaz would benefit by using a superior interconnection fabric (as shown by Koenen in Fig. 1, element 18) for his processing modules, which in turn could help Bordaz's NUMA machine by reducing access latency and increase system performance as taught by Koenen in paragraph 0011, lines 1-15.

Response to Arguments

6. Applicant's arguments with respect to claims 1-13 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

- 7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- 8. Ashortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be

Art Unit: 2188

Page 8

calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Craig E. Walter whose telephone number is (571) 272-8154. The examiner can normally be reached on 8:30a 5:00p M-F.
- 10. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (571) 272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.
- 11. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Craig E Walter Examiner

Art Unit 2188

CEW

MANO PADMANABHAN
SUPERVISORY PATENT EXAMINE: